• Home
  • Codasip and IAR demonstrate dual-core lockstep for RISC-V

Codasip and IAR demonstrate dual-core lockstep for RISC-V

IAR’s ISO 26262 certified tools support reference design based on the award-winning Codasip L31 core

embedded world, Nuremberg, Germany, March 14, 2023 – Codasip and IAR offer new possibilities for low-power embedded automotive applications through the award-winning Codasip L31 core and the safety-certified version of the IAR Embedded Workbench development toolchain for RISC-V. The collaboration demonstrates a path for automotive developers to launch ISO 26262-qualified embedded applications based on the versatile Codasip L31 core.

Codasip’s dual-core lockstep reference design implements two Codasip L31 cores in a dual-core fault detection subsystem. Codasip L31 is a low-power, general-purpose, embedded RISC-V CPU that provides an ideal balance of performance and power consumption. This versatile CPU brings local processing capabilities into a compact area. It can be easily customized with Codasip Studio tools for applications from IoT devices to industrial and automotive control or as a deeply integrated core in a larger system.

The functional safety edition of Integrated IAR Workbench for RISC-V is certified to ten different standards by TÜV SÜD, including ISO 26262. IAR offers guaranteed customer support for the duration of your support agreement with validated service packs and periodic reporting of deviations and known problems. IAR Embedded Workbench for RISC-V currently supports the standard version of the Codasip L31 core and the dual-core lockstep reference architecture.

Jamie Broome, Vice President of Automotive Business and Product, Codasip, said: “The automotive market is changing rapidly driven by growing needs for accelerated innovation with reduced complexity and cost. RISC-V offers exactly that. Codasip offers custom processing with full ownership and control. Through our partnership with IAR, we provide automotive companies with an easy solution to certify their products for ISO 26262 and other functional safety standards.

Anders Holmberg, chief technology officer, IAR, commented: “Codasip is an important member of the RISC-V ecosystem and together we offer expanded possibilities to our automotive customers. Additionally, with both companies based in Europe, we are well positioned to support our global customers. We are also surrounded by a high concentration of leading automotive manufacturers and suppliers. »

Codasip and IAR will present their solutions at embedded world 2023 which will be held from 14 to 16 March in Nuremberg, Germany. Codasip demonstrates a dual-core lockstep implementation developed using the certified version of IAR’s tools at booth 4-565. IAR is showcasing its development toolchain for RISC-V at booth 4-149.

Don’t miss IAR and Codasip at #ew23.

About Codasip
Codasip is a processor technology company that enables system-on-chip developers to differentiate their products for competitive advantage. Customers harness the transformative potential of open RISC-V ISA in a unique way through Codasip’s custom computing offering: Codasip Studio’s design automation tools and a fully open architecture licensing model combine with a range of IP processors that can be easily customized. The company is proudly European and serves a global market, where billions of devices are already enabled by Codasip technology. Learn more about codasip.com

Contacts with the media
Tora Fridholm, Head of Marketing Communications
tora.fridholm@codasip.com +46 761 619134

David Marsden, PR and Global Communications
david.marsden@codasip.com +44 7968 407739